



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:	
Shunpei YAMAZAKI	

Serial No. 09/832,844

Filed: April 12, 2001

For: ELECTRO-OPTICAL DEVICE

Group Art Unit: 2826

Examiner: M. Tran

**CERTIFICATE OF MAILING** 

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class

Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on

9.21.05

## INFORMATION DISCLOSURE STATEMENT

Honorable Commissioner of Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In accordance with the provisions of 37 C.F.R. 1.56 and 37 C.F.R. 1.97-1.99, Applicant submits herewith a Form PTO-1449 listing information known to Applicant and requests that this information be made of record in the above identified application. Copies are submitted herewith in accordance with 37 C.F.R. 1.98(a).

The cited references were submitted to the Japanese Patent Office in connection with the features of "the analog switch" and "the CMOS transmission gate." In particular, the *Semiconductor Handbook*, *Basic Circuit of Analog Switch*, describes an analog switch circuit using the CMOS transmission gate shown in Fig. 11.65(d). The analog switch circuit of Fig. 11.65(d) drives the switch consisting of Tr3 and Tr4, by providing a pair of gate pulses each of which has opposite polarity to the other. The pair of gate pulses are provided by inputting the gate input pulse to the inverter circuit consisting of Tr1 and Tr2. English translations of the drawings of the reference are shown on the copy of the reference by manuscript.

- 2 -

This Information Disclosure Statement is being submitted after the issuance of an non-final Office Action, therefore, the \$180 fee is enclosed.

The Commissioner is hereby authorized to charge fees under 37 C.F.R. §§1.16, 1.17, 1.20(a), 1.20(b), 1.20(c), and 1.20(d) (except the Issue Fee) which may be required now or hereafter, or credit any overpayment to Deposit Account No. 50-2280. A duplicate copy of this sheet is attached.

Respectfully submitted,

Eric J. Robinson

Reg. No. 38,285

Robinson Intellectual Property Law Office, P.C.

PMB 955

21010 Southbank Street

Potomac Falls, Virginia 20165

(571) 434-6789

1 1 1 1

gen eg vigt

:

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO				Complete if Known		
	RMATION I	NISC	OSUBE	Application Number	09/832,844	
				Filing Date	April 12, 2001	
STATEMENT BY APPLICANT				First Named Inventor	Shunpei YAMAZAKI	
	(use as many sheets o	as necesso	ary)	Group Art Unit	2826	
				Examiner Name	M. Tran	
Sheet	1	of	1	Attorney Docket Number	0756-2288	

U.S. PATENT DOCUMENTS						
Examiner Initials	Cite No. <sup>1</sup>	U.S. Patent Document	Name of Patentee or Applicant of Cited	Date of Publication of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
		Number Kind Code <sup>2</sup> (if known)	Document	MM-DD-YYYY		

				FOREIGN PATENT DO	CUMENTS		
Examiner Initials	Cite No. <sup>1</sup>	Office <sup>3</sup>	Foreign Patent Document  Kind Code <sup>5</sup> Number <sup>4</sup> (if known)	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sup>6</sup>
		JP	64-010711		01/13/1989		Abst.
	<u> </u>	JP	01-236731		09/21/1989		Abst.
		JP	02-067817		03/07/1990		Abst.
	-			•			
			OTHER PRI	OR ART – NON PATENT LIT	ERATURE DOCUMENT	rs	1
Examiner Initials*				T <sup>2</sup>			
		H. YANAI, 3.3.2 Basic Circuit of Analog Switch, Semiconductor Handbook, 2 <sup>nd</sup> Edition, Pages 842-843, 1977.					
					······································		

Examiner	 Date	
Signature	 Considered	

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

<sup>&</sup>lt;sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

<sup>&</sup>lt;sup>1</sup> Unique citation designation number. <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.